digitalsystemdesign.in

In our previous post, we discussed about general codes for some of the most important combinational blocks. In this post, we will discuss general Verilog codes for some of the most important sequential blocks. General Verilog Codes for Sequential Blocks are important to avoid different codes for different design parameters. General Verilog codes make our job easy to write very…

digitalsystemdesign.in

This is Floating Point Square Root IP which supports any data width. This block is fully parallel and pipelined.

digitalsystemdesign.in

This is a Floating Point General Divider IP which is fully parallel, pipelined ye hardware efficient and can be used to divide any float numbers.

digitalsystemdesign.in

Fixed Point Reciprocal Computation IP is used to replace the divider to reduce extra hardware. It consumes less hardware and has less latency.

digitalsystemdesign.in

Fixed Point Square Root IP is a general square root block which can find square root of any data up to width of 64.

digitalsystemdesign.in

Fixed Point Signed Divider IP can be used for either unsigned or signed division. It supports any data width and precision.

digitalsystemdesign.in

These blocks are Floating Point Adder/Subtractor Floating Point Multiplier Floating Point Divider Floating Point Square Root Floating Point Comparison Conversion Between Fixed Point and Floating Point.

digitalsystemdesign.in

Structural Verilog Code for 16-bit Floating Point Pipelined Divider is provided here which is parallel and pipelined.

digitalsystemdesign.in

In the previous tutorials, we have discussed about the fixed point architectures. Majority of FPGA based architectures are fixed point based.

digitalsystemdesign.in

The previous tutorials [Tutorial 1, Tutorial 2] are on the simulation and synthesis of Verilog files.